Conventional vs. junctionless gate-stack DG-MOSFET based CMOS inverter

Shubham Tayal1*, Pachimatla Samrat2, Vadula Keerthi2, Biswajit Jena3, Karthik Rajendra4

1 Department of Electronics & Communication Engineering, Sree Dattha Institute of Engineering and Science, Telangana, India
2 Department of ECE, Ashoka Institute of Engineering & Technology, Hyderabad, Telangana, India
3 Department of ECE, Koneru Lakshmaiah Education Foundation, Amaravati nehi Vaddeswaram, India
4 Department of Electronics and Communication Engineering, MLR Institute of Technology, Hyderabad, Telangana, India

Received 28 July 2020; revised 25 October 2020; accepted 19 November 2020; available online 22 November 2020

Abstract
In this article, the high-k gate dielectric effect on the operation of complementary metal oxide semiconductor (CMOS) inverter build using conventional (CL) double-gate (DG) metal oxide semiconductor field effect transistor (MOSFET) and junctionless (JL) double-gate (DG) MOSFET has been explored. It is found that the improvement in inverter performance is more pronounced in CL-DG-MOSFET based CMOS inverter in comparison to JL-DG-MOSFET based CMOS inverter when SiO2 is replaced by the high-k dielectric at gate oxide. The improvement in low noise margin (ΔNML), high noise margin (ΔNMH), gain (ΔA) & propagation delay (ΔPd) is 3.19%, 1.64%, 5.2% & 0.9% respectively when SiO2 is replaced by TiO2 at gate oxide in case of CL-DG-MOSFET based CMOS inverter whereas it is 1.96%, 1.24%, 3.4% & 1.71% respectively in case of JL-DG-MOSFET based CMOS inverter. Consequently, the utilization of high-k dielectric as gate oxide is more advantageous in CL-DG-MOSFET devices for improved stability and gain of CMOS inverter.

Keywords: CMOS Inverter; DG-MOSFET; Gate-Stack; High-k; Junctionless.

INTRODUCTION
The performance improvement of integrated circuits made a successful demand in semiconductor industries. This is achieved owing to the unremitting scaling of the semiconductor device which has been reached into the nanometer regime. However, due to aggressive scaling of the device's dimensions numerous short channel effects (SCEs) are in the limelight. The multi-gate architecture is an effective approach to condense these SCEs owing to more channel's controllability. In accordance with the device performance, various hybrid topologies like double gate (DG), triple gate, gate all around (multi-gate) metal oxide semiconductor field effect transistors (MOSFETs) were invented to reduce the SCEs [1-4].

In the nanoscale era, the creation of an ultra-sharp junction is an additional restraint in the deep downscaling of the FET devices. To iron out this problem, Colinge et al. [5] projected the concept of junctionless (JL) transistors. Further, to follow the prediction provided by the international technology roadmap for semiconductor (ITRS), [6] recent research elaborates several device engineering schemes to enhance the performance of scaled devices by minimizing SCEs & maintaining the electrical characteristics constant. By this, the integration level of Nano-
The gate oxide layer, that is, silicon dioxide ($\text{SiO}_2$) has also been decreased to a few nanometer thicknesses thereby maintaining the device performance constant. However, if the thickness is scaled lower than 1 nm, quantum tunneling effects will start to dominate and the problems arise in power consumption [7-9]. Technically these issues are overcome by owning high dielectric materials (high-$k$) as gate oxide. The key reason to prefer high-$k$ materials for Nano-devices is that the thickness of the high-$k$ dielectric materials increases with the same capacitance. They induce a larger bandgap and larger dielectric constant. The use of high-$k$ materials decreases the gate leakage current flowing through the device at a higher rate along with reducing static power consumption. Thus, high-$k$ dielectrics will be most likely implemented in advanced semiconductor devices in combination with metal gates instead of the poly-Si gates. With this prominence, high-$k$ materials are well suitable to improvise the device characteristics [10-12]. Further, Titanium dioxide ($\text{TiO}_2$) is said to be one of the most promising high-$k$ dielectrics for the next-generation CMOS device applications due to its relatively high dielectric constant and superior thermodynamic stability [13-14].

Further, when high-$k$ dielectrics are positioned precisely on silicon, they could regress the FETs performance owing to feeble interface condition. To toss out this issue, gate-stack (GS) technology is conveyed by researchers [15-16]. In this technology, a thin $\text{SiO}_2$ layer is inserted between the silicon substrate and the high-$k$ gate dielectric layer. This helps in preserving the quality of the Si/$\text{SiO}_2$ interface as well as in reducing the gate tunneling current simultaneously.

In this article, a 2D Sentaurus TCAD mixed-mode simulator is utilized to investigate the high-$k$ gate dielectric effect on the CMOS inverter performance build using conventional (CL) & junctionless (JL) DG-MOSFET devices. The organization of this manuscript is ordered as follows: The paper starts with an introduction as section 1 and the device description with the simulation setup is elaborated in section 2. Section 3 demonstrates the investigation of the high-$k$ gate dielectric effect on the performance of CL and JL DG-MOSFET based complementary metal oxide semiconductor (CMOS) inverter. Finally, section 4 concludes the work.

MATERIALS AND METHODS

The conventional (CL) and junctionless (JL) n/p-type DG-MOSFET structure is depicted in Fig. 1(a) and 1(b) respectively. A 2D Sentaurus TCAD mixed-mode simulator [17] is picked for the simulation of double gate metal oxide semiconductor field effect transistor (DG-MOSFET). DG-MOSFET is simulated at a fixed channel length ($L_g$) and interfacial layer thickness ($T_I$) of 30 nm and 0.2 nm respectively [18]. The Source/Drain doping concentration is set at $10^{20}$ cm$^{-3}$ and $10^{19}$ cm$^{-3}$ respectively for CL-DG-MOSFET and JL-DG-MOSFET with arsenic/boron for n-type/p-type. The channel region is doped with boron/arsenic for n-type/p-type at $10^{16}$ cm$^{-3}$ in the case of CL-DG-MOSFET whereas it is doped with arsenic/boron for n-type/p-type at $10^{19}$ cm$^{-3}$ in the case of JL-DG-MOSFET [18-19].

The titanium oxide ($\text{TiO}_2$) is used as a high-$k$ dielectric ($k = 40$) for gate oxide to investigate the effect of the same on the performance of complementary metal oxide semiconductor (CMOS) inverter [18]. The effective oxide thickness (EOT) is set at 1 nm throughout the study [19]. The physical thickness ($T_{Phy}$) for the TiO$_2$ is calculated as $T_{Phy} = ((\text{EOT} - T_I) \times k / 3.9)$.

The parameters used for simulating the DG-MOSFET devices are tabularized in Table 1. Further, the Metal gate having a work function of 4.6 eV & 4.8 eV is utilized to dodge the poly-depletion effects in CL-DG-MOSFET and JL-DG-MOSFET respectively [18-19]. The saturation velocity ($V_{sat}$) is set at $2.036 \times 10^7$ cm/s for the correct coupling of the carrier’s transport phenomena [20-23]. The simulation study is performed by including the Philip unified and Lombardi mobility models, band to band auger recombination along with SRH recombination/generation model, and MLDQ quantization model [17, 21]. Further, the $I_{d} - V_{gs}$ characteristics of n/p – type CL-DG-MOSFET & JL-DG-MOSFET is in good calibration with the data presented in s and is reproduced as presented in Fig. 1 (c) & Fig. 1 (d) respectively.

RESULT AND DISCUSSION

It is a renowned matter in semiconductor engineering that the digital behavior of the FET devices changes by changing the $\text{SiO}_2$ with high-$k$ dielectrics as gate oxide [25-26]. Nevertheless, the change in digital behavior due to high-$k$ gate dielectrics differs from one device to another, and hence in-circuit performances build using these devices too.
Fig. 1. Schematic view of (a) CL-DG-MOSFET (b) JL-DG-MOSFET & I_D-V_GS characteristic of (c) CL-DG-MOSFET (d) JL-DG-MOSFET.
With this in conception, the effect of high-\(k\) gate dielectric (in gate-stack (GS) configuration) on the performance of conventional (CL) DG-MOSFET based CMOS inverter and junctionless (JL) DG-MOSFET based CMOS inverter has been investigated in this section. A CMOS inverter is chosen for the investigation as it is one of the fundamental building blocks for most of the digital circuits. A DG-MOSFET based CMOS inverter is presented in Fig. 2.

The speed of a digital circuit is of utmost importance for fast operations. The propagation delay (\(P_d\)) of the CMOS inverter quantifies the speed. The smaller the \(P_d\) faster will be the operation. Further, the regenerative property is another one that must be possessed by the inverter circuit to ensure that a distributed signal converges back to within the noise margins range after passing through several logical stages. Inverter Gain (A) is the parameter that can be used to quantify the regenerative property [27]. The propagation delay (\(P_d\)) and gain (A) of CL-DG-MOSFET based CMOS inverter and JL-DG-MOSFET based CMOS inverter for \(k = 3.9\) (\(\text{SiO}_2\)) & \(k = 40\) (\(\text{TiO}_2\)) at the distinct value of channel thickness (\(T_{ch}\)) are shown in Fig. 3(a). It is noticed that the propagation delay (\(P_d\)) reduces when the high-\(k\) dielectric is used as a gate oxide in both CL-DG-MOSFET and JL-DG-MOSFET based CMOS inverters. Further, the high-\(k\) gate dielectric enhances the gain (A) of both CL-DG-MOSFET and JL-DG-MOSFET based CMOS inverters.

<table>
<thead>
<tr>
<th>Parameters</th>
<th>CL-DG-MOSFET</th>
<th>JL-DG-MOSFET</th>
</tr>
</thead>
<tbody>
<tr>
<td>Channel Length ((L_g))</td>
<td>30 nm</td>
<td>30 nm</td>
</tr>
<tr>
<td>Interfacial Layer Thickness ((T_{il}))</td>
<td>0.2 nm</td>
<td>0.2 nm</td>
</tr>
<tr>
<td>EOT</td>
<td>1 nm</td>
<td>1 nm</td>
</tr>
<tr>
<td>Channel Thickness ((T_{ch}))</td>
<td>6-14 nm</td>
<td>6-14 nm</td>
</tr>
<tr>
<td>Work function ((\Phi_{ms}))</td>
<td>4.6 eV</td>
<td>4.8 eV</td>
</tr>
<tr>
<td>Channel Doping</td>
<td>1×10^{18} atoms/cm^3</td>
<td>1×10^{15} atoms/cm^3</td>
</tr>
<tr>
<td>Source/Drain Doping</td>
<td>1×10^{20} atoms/cm^3</td>
<td>1×10^{15} atoms/cm^3</td>
</tr>
</tbody>
</table>

Fig. 3. (a) \(P_d\) & A Vs \(T_{ch}\) (b) NM_L & NM_H Vs \(T_{ch}\)
Further, the reduction in channel thickness ($T_{Si}$) results in an increase of gain ($A$) for all the cases but at the cost of an increase in propagation delay. Moreover, it can also be noticed that the CMOS inverter build using CL-DG-MOSFET is having a lower propagation delay ($P_d$) and high gain ($A$) as compared to JL-DG-MOSFET based CMOS inverter. Thus, CL-DG-MOSFET based CMOS inverter has high speed and better regenerative properties.

Tewari et al. [28] stated that the noise margins that is, low noise margin ($NM_L$) and high noise margin ($NM_H$) are the vital figure of merits to investigate the stability of a CMOS-Inverter. The $NM_L$ and $NM_H$ of CL-DG-MOSFET based CMOS inverter and JL-DG-MOSFET based CMOS inverter for $k = 3.9$ (SiO$_2$) & $k = 40$ (TiO$_2$) at the distinct value of channel thickness ($T_{Si}$) are shown in Fig. 3(b). It is found that the usage of high-$k$ dielectric ($k = 40$) as gate oxide increases the $NM_L$ as well as $NM_H$ in both CL-DG-MOSFET and JL-DG-MOSFET based CMOS inverters. Further, the noise margins and hence stability of CL as well as JL DG-MOSFET based inverters can be improved by scaling down the channel thickness ($T_{Si}$). It is also noticed that the JL-DG-MOSFET based CMOS inverter has lower $NM_L$ & $NM_H$ and hence stability as compared to CL-DG-MOSFET based CMOS inverter for all values of gate dielectric constant ($k$).

Furthermore, the change in various figures of merits (FOMs) caused by high-$k$ gate dielectric i.e., $\Delta$FOM (= |FOM$_{k=3.9}$ - FOM$_{k=40}$|) in CL-DG-MOSFET based CMOS inverter and JL-DG-MOSFET based CMOS inverter are depicted in Fig. 4. It can be realized that change in $P_d$ ($\Delta P_d$) is higher for CMOS inverter build using JL-DG-MOSFET (~39 fS) as compared to build using CL-DG-MOSFET (~17 fS). However, the improvement in gain $A$ ($\Delta A$) is approximately 35% higher in CL-DG-MOSFET based CMOS inverter in comparison to JL-DG-MOSFET based CMOS inverter. The $\Delta NM_L$ & $\Delta NM_H$ are 14 mV & 7 mV respectively in CL-DG-MOSFET based CMOS inverter and are 8 mV & 5 mV respectively in JL-DG-MOSFET based CMOS inverter.

**CONCLUSION**

The effect of the high-$k$ gate dielectric in the gate-stack configuration on the behavior of conventional (CL) double-gate (DG) MOSFET and junctionless (JL) DG-MOSFET based CMOS inverters has been carried out and compared through comprehensive 2D TCAD simulation. It is perceived that the usage of high-$k$ dielectric (TiO$_2$) as gate oxide improves the CMOS inverter performance in both the devices i.e. CL-DG-MOSFET & JL-DG-MOSFET. Nevertheless, the improvement in performance of CMOS inverter ($\Delta$FOM = FOM$_{k=3.9}$ - FOM$_{k=40}$) is different for CL-DG-MOSFET and JL-DG-MOSFET. The enhancement in low noise ($\Delta NM_L = NM_L(k=3.9) - NM_L(k=40)$), high noise margin ($\Delta NM_H = NM_H(k=3.9) - NM_H(k=40)$), gain ($\Delta A = A(k=3.9) - A(k=40)$) and propagation delay ($\Delta P_d = P_d(k=3.9) - P_d(k=40)$) is 14 mV, 7 mV, 0.5 & 17 fS respectively in CL-DG-MOSFET based CMOS inverter whereas it is 8 mV, 5 mV, 0.3 & 39 fS respectively in JL-DG-MOSFET based CMOS inverter. Consequently, it may be adjudged that usage of high-$k$ dielectrics as gate oxide gives superior performance for CMOS inverter build using conventional DG-MOSFET as compared to junctionless DG-MOSFET based inverter.

**CONFLICT OF INTEREST**

Authors have no conflict of interest.
REFERENCES


